[ANNOUNCE] xf86-video-intel

Zhenyu Wang zhenyu.z.wang at intel.com
Mon Dec 15 17:43:30 PST 2008

Here's xf86-video-intel 2.6 rc1 release. The merges
of DRI2 and XvMC support for Gen4 chips are complete,
also with KMS, randr 1.3 support, UXA fixes and HDMI
audio support.

Please take a wide testing of this one, and report
feedbacks. Thanks!

Subject: [ANNOUNCE] xf86-video-intel
To: xorg-announce at lists.freedesktop.org

Adam Jackson (1):
      Quirk: No LVDS on Dell Studio Hybrid

Bryce Harrington (2):
      PipeA quirk for Quanta/W251U (launchpad bug #244242)
      Pipe-A quirk for HP 2730p (bug #18852)

Carl Worth (13):
      Ignore intel_gtt binary
      Rename gen4_state_t to gen4_static_state_t
      Rename gen4_state_init to gen4_static_state_init
      Rename state_base_offset to static_state_offset in gen4_static_state_init
      Use consistent idiom for obtaining static_state
      Use buffer object for vertex buffer (in new gen4_dynamic_state)
      965: Move composite setup to new _emit_batch_header_for_composite
      Rename gen4_dynamic_state to gen4_vertex_buffer
      Unreference the vertex_buffer_bo in gen4_render_state_cleanup
      Use buffer objects for binding table and surface-state objects.
      i965: Add batch_flush_notify hook to create new vertex-buffer bo
      Don't smash fixed_mode if skip_panel_detect is set.
      Set vertex_buffer_bo to NULL after unreference.

Dave Airlie (2):
      Default kernel mode setting to off, add configure flag to enable
      uxa: don't call composite routines with no buffer.

Eric Anholt (26):
      Don't set up sarea or drm mappings in DRI2 mode.
      UXA: Re-enable non-965 render.
      DRI2: Emit the MI_FLUSH before flushing batch in swapbuffers.
      DRI2: Move pixmap pitch alignment for use with depth to pixmap create.
      Fix build failures that should have been in the previous merge commit.
      Remove the CheckDevices timer.
      Make I830FALLBACK debugging a runtime instead of compile-time option.
      i965: Support render acceleration with pixmaps in BOs.
      Remove DRI_MM defines which are always true now.
      UXA: Add support for tiled front/back/depth by cutting over to the GTT map.
      Re-enable composite accel on 965 with UXA.
      Enable tiling for DRI2 back/depth buffers.
      Move debug code for I965DisplayVideoTextured to separate functions.
      Move I965DisplayVideoTextured surface/sampler setup to separate functions.
      Move I965DisplayVideoTextured unit state setup to separate functions.
      Move i965 video cc state to BOs.
      Move i965 video vs/sf state to BOs.
      Stop allocating unused scratch space for i965 video.
      Move i965 video wm and sampler state to BOs.
      Move remaining i965 video programs to BOs.
      Move i965 video vertex data to BOs.
      Move i965 video surface state and binding table to BOs.
      Emit proper relocations to pixmaps in BOs in i965 video.
      Remove the extra memory allocation for 965 video state now that it's all in BOs.
      uxa: Add in EnableDisableFBAccess handling like examodule.c did.
      uxa: Reject solid/copy to under-8bpp destinations.

Jesse Barnes (3):
      Don't modify render standby if kernel mode setting is active
      Default to FULL_ASPECT panel fitting
      Make sure DRM library paths are included

Julien Cristau (1):
      Don't unconditionally define DRI2

Keith Packard (3):
      Fix mis-merge of DRI2 changes related to pI830->directRenderingType
      Use long crt hotplug activation time on GM45.
      Add RandR 1.3 panning support by supporting the crtc set_origin function

Kristian Høgsberg (6):
      Add DRI2 support.
      Fix broken test for DRI1 in DRI2 conversion.
      Update to DRI2 changes.
      Fix KMS compilation.
      Simplify crtc preinit a bit.
      Make sure DRI/DRI2 can initialize properly with KMS.

Ma Ling (1):
      enable Intel G35 SDVO HDMI audio output

Maxim Levitsky (1):
      Add an option to make the overlay be the first XV adaptor.

Paulo Cesar Pereira de Andrade (2):
      Export libIntelXvMC and libI80XvMC symbols.
      Include <X11/Xfuncproto.h> prior to including "edid.h" from the sdk.

Robert Lowery (1):
      TV: add support to set TV margins in xorg.conf

Wu Fengguang (3):
      introduce i830_hdmi_priv.has_hdmi_sink
      enable Intel G45 integrated HDMI audio output
      refresh batch_bo reference after intel_batch_flush()

Zhenyu Wang (24):
      Make IS_GM45 into IS_G4X define
      SDVO: fix wrong order of sdvo version's major/minor
      SDVO: add HDMI audio encrypt change bit for GetInterruptEventSource command
      SDVO: fix sdvo tv format and sdtv resolution request/reply definition
      SDVO: add GetScaledHDTVResolutionSupport command
      SDVO: add command for set monitor power state
      SDVO: fix more command definition errors
      TV: white space cleanup
      TV: fix default contrast and saturation modifier
      TV: save serveral TV_CTL register fields in mode set
      TV: fix timing parameters for PAL, 480p, 1080i
      TV: subcarrier fix for NTSC and PAL
      quirk LVDS on Asus Eee box
      TV: fix contrast and saturation for 915/945G
      Disable XvMC on DRI2 for now
      Fix maxium backlight level restored issue
      Fix TV compiling warning
      Fix DRI2 compiling warning
      Remove Cappuccino SlimPRO SP625F 855GM LVDS quirk
      bug #17395: Quirk CRT for Sony VGC-LT71DB
      Try to always probe SDVOC on 965G/965GM
      Fix directRenderingType check
      Don't warn on ring enabled in GEM
      Bump version

Zou Nan hai (13):
      965 xvmc, current only frame based DCT_type support
      [965-xvmc] some fixes for earlier 965 chips
      Fix from He Shuang(shuang.he at intel.com),
      [965-xvmc] support field prediction and dct type, optimize in GPU
      [965-xvmc] add missing g4a file
      [965-xvmc] half-pixel bug fix
      [965-xvmc] some shader optimize
      [965-xvmc] There is some issue with uv half pixel, remove it till fix
      [965-xvmc] optimize, pack some payload
      [965-xvmc] IGD support
      [965-xvmc] 965q indirect media data workaround
      [965-xvmc] fix dual prime kernel, flush issue on G4x
      Update binary versions of the dual-prime kernels

root (1):
      [i965-xvmc] bypass copy when put image with xvmc

git tag: xf86-video-intel-

MD5: fb7a7d9e068682aecdd077f2b99a9106  xf86-video-intel-
SHA1: 16406db34bf58e4743b9db2619aca1508cf86f62  xf86-video-intel-

MD5: 3eba1bbd185f16ef1f99d3fbc5c1f37a  xf86-video-intel-
SHA1: 375359ab38fe91bdb9a90af3fd4c5fb7d4525903  xf86-video-intel-

Open Source Technology Center, Intel ltd.

$gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 197 bytes
Desc: Digital signature
URL: <http://lists.x.org/archives/xorg/attachments/20081216/155a20bc/attachment.pgp>

More information about the xorg mailing list