[ANNOUNCE] xf86-video-intel 2.5.99.2

[Eric Anholt]

On Thu, 2009-01-08 at 11:40 +0200, Vasily Khoruzhick wrote:
> On Thursday 08 January 2009 10:04:55 Zhenyu Wang wrote:
> > Disable DRI2 buffer tiling on non-965, as those need
> > fence regs for 2D blits. 
> 
> Will it be supported in future?

I've got a rough plan of what to do to get tiling back pre-965.  It'll
depend on KMS most likely.

-- 
Eric Anholt
eric at anholt.net                         eric.anholt at intel.com


-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 197 bytes
Desc: This is a digitally signed message part
URL: <http://lists.x.org/archives/xorg/attachments/20090108/90487ce6/attachment.pgp>